High voltage gate oxide integrity for embedded Flash memory devices

Gate oxide integrity (GOI) improvement for STI intensive structures of thick gate oxide is always a challenge when a high voltage devices process is integrated into an advanced Logic process with embedded stacked gate Flash memory. The improvement methods include STI top corner rounding (TCR) optimization by “passivation-dominant” dry etching etc was explored and reported here.