Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures | IEEE Conference Publication | IEEE Xplore