Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies | IEEE Journals & Magazine | IEEE Xplore

Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies


Abstract:

CMOS technology has been widely used to implement radio-frequency integrated circuits (RF ICs). However, the thinner gate oxide in nanoscale CMOS technology seriously deg...Show More

Abstract:

CMOS technology has been widely used to implement radio-frequency integrated circuits (RF ICs). However, the thinner gate oxide in nanoscale CMOS technology seriously degrades the electrostatic discharge (ESD) robustness of RF ICs. Therefore, on-chip ESD protection designs must be added at all input/output pads in RF circuits against ESD damages. To minimize the impacts from ESD protection circuit on RF performances, ESD protection circuit at input/output pads must be carefully designed. An overview on ESD protection designs with low parasitic capacitance for RF circuits in CMOS technology is presented in this paper. The comparisons among these ESD protection designs are also discussed. With the reduced parasitic capacitance, ESD protection circuit can be easily combined or co-designed with RF circuits. As the operating frequencies of RF circuits increase, on-chip ESD protection designs for RF applications will continuously be an important design task.
Published in: IEEE Transactions on Device and Materials Reliability ( Volume: 11, Issue: 2, June 2011)
Page(s): 207 - 218
Date of Publication: 13 January 2011

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.