Simulation of reduced charge interference in 3-D vertical gate NAND flash memory | IEEE Conference Publication | IEEE Xplore