Improved implementation of a modified Discrete Cosine Transform on low-cost FPGA

In this paper, Discrete Cosine Transform hardware implementations are performed using two different modified Loeffler algorithms and are compared to the original one. The arithmetic modifications are presented and the correspondent algorithms are synthesized and implemented on a low-cost FPGA. The results show a significant increase of the maximum frequency operation with a new proposed modified Loeffler algorithm.