Real-time implementation of discrete wavelet transform on FPGA

This paper presents a real-time architecture for forward/inverse wavelet transforms that take into account the group delays of the used filters. The main idea is based on the equalization of the filter path delays. The perfect reconstruction of this architecture was evaluated for various data widths. This architecture was implemented on FPGA using XUP Virtex-II Pro development board.