ASIC design considerations for address vector generation in memory test system

In this paper an application-specific integrated circuit (ASIC) is presented for the generation of address vector of memory test system.