System level test generation and fault simulation for VLSI circuits

This paper presents a new concept in VLSI test domain: System Level Test Generation and Fault Simulation. In the paper, we describe the process of VLSI circuit design, discuss abstraction of information processed by the circuit, and address the outline of system level test generation and fault simulation.