FIR filter design based on FPGA | IEEE Conference Publication | IEEE Xplore