Fault-tolerance and noise modelling in nanoscale circuit design | IEEE Conference Publication | IEEE Xplore