Design of a 64-bit, 100 MIPS microprocessor core IC for hybrid CMOS-SEED technology | IEEE Conference Publication | IEEE Xplore