FPGA implementation of Gaussian-distributed pseudo-random number generator

This paper proposes a simple but practical Gaussian-distributed pseudo-random number generator. The features of this generator include a compact architecture based on a decimator connected linear feedback shift register, Gaussian-distributed N-bit random number output, long period of a random number sequence, and good statistical properties.