Analyze and optimize the silicide thickness in 45nm CMOS technology using Taguchi method | IEEE Conference Publication | IEEE Xplore