High performance implementation of Neural Networks by networks on chip with 5-port 2-virtual channels | IEEE Conference Publication | IEEE Xplore