ESD protection design for low trigger voltage and high latch-up immunity | IEEE Conference Publication | IEEE Xplore