A 2-MHz bandwidth Δ-Σ fractional-N synthesizer based on a fractional frequency divider with digital spur suppression

A 2-MHz delta-sigma fractional-N frequency synthesizer based on a staggered switching fractional frequency divider is presented in this paper. The phase generator based fractional frequency divider provides lower instantaneous phase error and hence lowers the delta-sigma quantization noise, so that the synthesizer loop bandwidth can be increased. To suppress fractional spurs due to phase generator phase errors, a digital spurious tone suppression technique is adopted. The frequency synthesizer is implemented in 0.18-µm CMOS process, and it operates at 2.1-GHz carrier frequency with 2-MHz bandwidth. Excluding the output buffer, the synthesizer consumes 33.9-mA and is capable of transmitting 4-Mb/s GFSK signal.