Optimization of Junction-Isolated Vertical npn and pnp BJTs in a Modular BiCMOS Smart-Power Process | IEEE Conference Publication | IEEE Xplore