Investigations of the resistivity of TiSi/p+ contacts and their optimisation in a 0.5 μm CMOS technology

The contact resistance between TiSi and p+ junctions in a CMOS process is electrically measured and optimized by process variations. Effects on PMOS drain current are shown and the suitability of TiSi for this CMOS process is demonstrated.