Procedures for minimization of "Exclusive-or" and "Logical-equivalence" switching circuits | IEEE Conference Publication | IEEE Xplore