Synthesis of combinational logic using three-input majority gates | IEEE Conference Publication | IEEE Xplore