Design optimization in write speed of multi-level cell application for phase change memory | IEEE Conference Publication | IEEE Xplore