Electrical design of signal lines for multilayer printed circuit boards

Key aspects of the electrical design of signal lines for multilayer printed circuit boards used in computers are examined. Illustrative calculations are carried out for several signal-line configurations, and associated means are presented for selecting design trade-offs regarding cross talk and skin-effect-induced delay.