Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design | IEEE Conference Publication | IEEE Xplore