Exploiting memory customization in FPGA for 3D stencil computations | IEEE Conference Publication | IEEE Xplore