An hybrid eDRAM/SRAM macrocell to implement first-level data caches | IEEE Conference Publication | IEEE Xplore