The size optimize of DCVSPG logic

In this paper, a simple delay model for manual analysis of DCVSPG logic is built to evaluate the delay of the circuit. The delay obtained by the model is very close to that obtained by HSPICE Also the model can be used to optimize the size of NMOS transistors in DCVSPG logic under specific constraints. At last, the technique how to use this model is displayed.