A semantics-directed partitioning of a processor architecture | IEEE Conference Publication | IEEE Xplore