A micropower neural recording amplifier with improved noise efficiency factor

This article presents a neural recording amplifier suitable for large-scale integration with multi-electrode arrays (MEAs) in very low-power microelectronic cortical implants. The proposed amplifier is the most energy-efficient structure reported to date, which achieves an effective noise efficiency factor (NEF) smaller than the theoretical limit that was claimed in literature for any existing amplifier (NEF=3D2.02). The proposed technique, which is referred to as partially OTA sharing technique, achieves a significant reduction of power dissipation as well as silicon area, in addition to the very low NEF. The effect of systematic mismatch on crosstalk between adjacent channels and the trade-off between noise and crosstalk are theoretically analyzed. For an array of four neural amplifiers, simulation results show a midband gain of 39.2 dB and a -3 dB bandwidth from 10 Hz to 10.6 kHz. The input referred noise is simulated to be 2.21 muV
_rms
and the power consumption is 7.92 muW from 1.8 V supply, which refers to NEF=3D1.8. The worst-case crosstalk within the desired bandwidth is -46.1 dB.