Method for lower computation of testability analysis for analog circuit | IEEE Conference Publication | IEEE Xplore