Verification of a production cell using an automatic verification environment for VHDL

This paper presents from the users point of view the automatic verification of nontrivial liveness properties for a reactive system implemented using VHDL. The aim is to make clear the simplicity, power and practical relevance of tools developed within the ESPRIT project FORMAT. For the specialist this paper provides a run through assumption commitment style verification and an overview of relevant publications.