An analytic method to calculate emitter follower delay using trial functions in coupled node equations

We use a quasi-linear large-signal bipolar junction transistor model and node waveform trial functions in coupled node equations to calculate delay of emitter followers driving fan-out gates and interconnect resistance and capacitance.