A METHODOLOGY FOR TESTING ARBITRARY BILATERAL BIT-LEVEL SYSTOLIC ARRAYS | IEEE Conference Publication | IEEE Xplore