ESP verification for custom SRAM array design

ESP-CV is a symbolic simulation-based formality verification tool intended to perform custom equivalence(EQ) checking and provide functional verification coverage for full-custom IC design. This paper introduced the basic principle and work flow of ESP verification firstly, and then the ESP verification method and flow of our custom SRAM array design was demonstrated.