Addressing design margins through error-tolerant circuits | IEEE Conference Publication | IEEE Xplore