Design perspectives on 22nm CMOS and beyond

This paper presents technology and economic challenges posed by 22 nm CMOS and beyond, and how they can be addressed by advances in design technology, validation, and testing, to exploit the benefits of scaling we have enjoyed over the decades.