High-current, small parasitic capacitance MOS FET on a poly-Si interlayered (PSI: /spl Psi/) SOI wafer | IEEE Conference Publication | IEEE Xplore