A channel engineering combined with channel epitaxy optimization and TED suppression for 0.15 /spl mu/m n-n gate CMOS technology | IEEE Conference Publication | IEEE Xplore