Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 30 June, IEEE Xplore will undergo scheduled maintenance from 1:00-2:00 PM ET (1800-1900 UTC).
On Tuesday, 1 July, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC).
During these times, there may be intermittent impact on performance. We apologize for any inconvenience.
Subscribe
ADVANCED SEARCH
Conferences >2009 Symposium on VLSI Techno...

Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory

PDF
Jaehoon Jang; Han-Soo Kim; Wonseok Cho; Hoosung Cho; Jinho Kim; Sun Il Shim
All Authors

Abstract:

Vertical NAND flash memory cell array by TCAT (Terabit Cell Array Transistor) technology is proposed. Damascened metal gate SONOS type cell in the vertical NAND flash str...Show More

Metadata

Abstract:

Vertical NAND flash memory cell array by TCAT (Terabit Cell Array Transistor) technology is proposed. Damascened metal gate SONOS type cell in the vertical NAND flash string is realized by a unique ‘gate replacement’ process. Also, conventional bulk erase operation of the cell is successfully demonstrated. All advantages of TCAT flash is achieved without any sacrifice of bit cost scalability.
Published in: 2009 Symposium on VLSI Technology
Date of Conference: 15-17 June 2009
Date Added to IEEE Xplore: 11 August 2009
Print ISBN:978-1-4244-3308-7

ISSN Information:

Conference Location: Kyoto, Japan
Contents

Contact IEEE to Subscribe

References

References is not available for this document.

IEEE Account

Purchase Details

Profile Information

Need Help?

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
© Copyright 2025 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.