Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking | IEEE Conference Publication | IEEE Xplore