Circuit techniques for the radiation environment of space

Outer space provides a harsh environment for electronic circuits. Even near earth orbits are subject to radiation that can cause temporary upsets of logic states and long term performance degradation of integrated circuits. Catastrophic failure can also be caused by radiation when SCR latchup is induced by a heavy ion strike. This paper reports design techniques which harden MOS circuits against radiation effects in the space environment.