Use of AuSn solder bumps in three-dimensional passive aligned packaging of LD/PD arrays on Si optical benches | IEEE Conference Publication | IEEE Xplore