Three bits per cell floating gate NAND flash memory technology for 30nm and beyond

Three bits per cell NAND Flash Memory Technology for 30 nm and beyond has been successfully developed with floating gate technology. Tight natural V
^th
distribution, wide program/erase window, and good cell reliability such as program disturb, endurance and data retention are obtained. 8 level V
^th
distributions are successfully demonstrated.