High speed counterflow-clocked pipelining illustrated on the design of HDTV subband vector quantizer chips | IEEE Conference Publication | IEEE Xplore