Soft error immunity of 1-Volt CMOS memory cells with MTCMOS technology

Soft error immunity of a 1-V operating CMOS memory cell is described. A test chip using multi threshold CMOS (MTCMOS) technology is fabricated and the immunity of the memory cell is evaluated. It is demonstrated that a full CMOS memory cell has high immunity at 1-V operation.