Systolic architecture for integer point matrix multiplication using FPGA

The paper presents a systolic architecture for integer point matrix multiplication algorithm using FPGA. Approach uses four processing elements that minimizes resources, reduces the routing complexity and improves Area/Speed metric.