An approach for multilevel logic optimization targeting low power | IEEE Journals & Magazine | IEEE Xplore