A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context. | IEEE Conference Publication | IEEE Xplore