A 250-622 MHz deskew and jitter-suppressed clock buffer using two-loop architecture | IEEE Journals & Magazine | IEEE Xplore