Addendum to "Synthesis of robust delay-fault testable circuits: Theory" | IEEE Journals & Magazine | IEEE Xplore