Patil array-a Petri net hardware implementation

The authors describe a parallel hardware implementation of Petri nets using the Kolte array scheme. The main feature of the work is a way of solving accessing conflicts which can arise from parallelism within such arrays. A description is also given of an NMOS circuit technique, a Patil array generator, and a flexible field-reprogrammable Patil array circuit technique.<
>